Multimode application on a reconfigurable platform

Introducing a new model and a first protocol

Joël Goossens
Faculté des Sciences of the Université libre de Bruxelles Brussels, Belgium
Joel.Goossens@ulb.ac.be

Xavier Poczekajlo∗
Faculté des Sciences of the Université libre de Bruxelles Brussels, Belgium
Xavier.Poczekajlo@ulb.ac.be

ABSTRACT

We consider the new problem of multimode applications for reconfigurable platforms in the context of hard real-time scheduling. In this problem, the taskset and the hardware may change over the time whenever the current mode of the system changes. Ensuring schedulability here requires to prove (i) The system schedulability of every mode, (ii) That any allowed mode change can take place with respect to the given timing constraints. Solving (i) is a schedulability problem upon heterogeneous systems. We propose a model to formalise the whole problem, and a first protocol to run any allowed mode change in the system with respect to the timing constraints. Finally, we propose a validity test to ensure that the property (ii) is respected.

Keywords

Multimode application; Reconfigurable system; Hard real-time; Heterogeneous system

1. INTRODUCTION

Hard real-time systems become more and more complex. Their correctness must be proven to ensure the safety of the system. When using a classic mono-mode application, proving the system correctness often leads to over-approximation of the workload. On certain systems, where some functions are executed only in certain situations, it is useful to use a more realistic and advanced model. The multimode application model fulfills this role. For an example, the application of an airplaine system will have very different modes depending on whether the airplane is on the ground before the take-off, or in cruise. Splitting the whole taskset into several sub-tasksets allows more precise bounding on the overall load at any instant. This is crucial when defining the system requirements, and may lead to huge gains in term of system capacity.

On a multimode application, the running taskset changes over the system lifespan. It may be interesting to adapt the system as well to fit each taskset the best. Today’s FPGAs allow run-time hardware reconfiguration at high rate. Even more interesting, FPGAs allow dynamic partial reconfiguration (DPR): an FPGA may be divided into several partitions each having different configurations, and a single partition may be reconfigured without jeopardising the whole system. [1] describes, in a low-level approach, how DPR may be used and also gives more details about the current level of performance of the existing FPGAs. It is also possible to use processors which can change their speed at run-time.

Related work. The survey [5] proposes various solutions for a multimode application on a uniprocessor system. More important, it unifies a vocabulary for mode change applications. For an example, the notions of periodicity and synchronous or asynchronous protocols are as useful in uniprocessor systems as in multiprocessor systems. Based on those notions, [3] proposes the first multiprocessors protocols: a synchronous protocol SM-MSO and an asynchronous protocol AM-MSO. It also computes an upper-bound for the makespan of a taskset on a given system, which represents the required time to scheduled the pending jobs during the mode change (at most one job per task). This upper bound is then refined in [2].

Multimode protocols, as they currently exist, only handle the transition phase. During each mode execution, a scheduler must be used to handle the taskset. Multiprocessor systems may be scheduled by partitioned, global, semi-partitioned, or clustered algorithms. The latest has been well studied for heterogeneous system, and [4] proposes LPG. It is, to the best of our knowledge, one of the most efficient approach for this problem. LPG considers the system as clusters of identical processors and assigns a sub-taskset to each cluster. Inside the cluster, a global scheduler may be used. The problem of heterogeneous system is hence reduced to identical multiprocessor systems. This approach may be used in the context of multimode application on reconfigurable systems.

To the best of our knowledge, no such model nor mode change protocol exist, where both the hardware and the software can change during the lifespan of the system.

Contributions. In this paper, we introduce the first model where the taskset and the hardware may change over the time. We also propose a first synchronous protocol for such application and its feasibility test.

2. MODEL

A reconfigurable multiprocessor system is a system composed of partitions. A partition can be any computing unit, as an FPGA partition or a general purpose processor. Each partition can implement a configured processor through reconfiguration. The configured processor behaviour is defined by its configuration. In the case of a processor with a fixed behaviour, it is modelised as a partition with only two configurations: on and off. From now on, configured processors
will be denoted as processors.

A multimode application for a reconfigurable system is defined by a set of \( x \) different modes \( M = \{ M^1, M^2, ..., M^x \} \).

Each mode \( M^h \) has a set in the system. A configuration set \( \Theta \) represents a specific FPGA partition, or an other type of computing unit. A partition of type \( \rho \) must always be configured in a specific configuration. If the partition is not used, it must be configured in the configuration \( \Theta_{\rho,0} \) later defined in Section 2.2.2. The configured partitions form a system of \( m \) configured processors \( \Pi^{def} = \{ \pi_1, \pi_2, ..., \pi_m \} \), denoted as processors. Hence, they form an unrelated system of several clusters. A cluster is a set of identical processors, i.e., partitions from the same type sharing the same configuration.

\( \Phi \) represents all the used partitions of a mode \( M^h \) and \( \Phi_{c,cl} \) represents the used partitions of a given cluster \( cl \) for the mode \( M^h \).

2.2 System model

2.2.1 Processors and partitions

The system is composed of \( m \) reconfigurable partitions denoted \( P = \{ p_1, p_2, ..., p_m \} \). The \( m \) partitions can dynamically be configured as \( m \) processors with a specific configuration. This operation is denoted as configuration.

A partition has a type, depending on whether the partition represents a specific FPGA partition, or an other type of computing unit. A partition of type \( \rho \) must always be configured in a specific configuration. If the partition is not used, it must be configured in the configuration \( \Theta_{\rho,0} \) later defined in Section 2.2.2. The configured partitions form a system of \( m \) configured processors \( \Pi^{def} = \{ \pi_1, \pi_2, ..., \pi_m \} \), denoted as processors. Hence, they form an unrelated system of several clusters. A cluster is a set of identical processors, i.e., partitions from the same type sharing the same configuration.

\( \Phi \) represents all the used partitions of a mode \( M^h \) and \( \Phi_{c,cl} \) represents the used partitions of a given cluster \( cl \) for the mode \( M^h \).

2.2.2 Partitions configuration

Reconfiguration can occur during a transition phase. \( \Theta = \cup_\rho \Theta_\rho \) represents the set of all available configurations set in the system. A configuration set \( \Theta_\rho \) represents all the configurations available for partitions of type \( \rho \) (e.g., a partition of FPGA with a given number of logic blocks). \( \Theta_\rho^{def} = \{ \theta_{\rho,0}, ..., \theta_{\rho,\ell_\rho} \} \) where:

- \( \theta_{\rho,0} \) is the configuration where the partition is off, on which no task can be scheduled. A partition configured with \( \theta_{\rho,0} \) is free.
- \( \theta_{\rho,1}, ..., \theta_{\rho,\ell_\rho} \) represent \( \ell_\rho \) different configurations. Each configuration executes the different tasks at an unrelated speed, i.e., the speed of the processor configured as such depends on the job being executed. Its partition is used.
- \( \delta_z \) represents the delay to change to a specific configuration \( z \in \Theta \). During this reconfiguration time, the processor cannot execute any task. It is important to note that the reconfiguration time does not depend on the previous configuration of the partition. The reconfiguration time varies because the partitions may be from different hardwares like different FPGA models.

For any partition \( p \), \( \theta(p) \) represents the current configuration of \( p \). \( \Theta_{h,\rho} \) represents the configurations of mode \( h \) for the partitions of type \( \rho \).

2.2.3 Tasks progression rate

Because the system is heterogeneous, the job speed depends on the type of the processor which executes the job. Those data are an input of the schedulers which are black boxes. Hence, there are omitted because of space constraints.

2.3 Mode transition

The system may receive a Mode Change Request MCR\((h)\) to the destination mode \( h \), whenever the system is not handling a transition phase. This instant is denoted \( t_{MCR(h)} \).

The transition graph represents all the possible configuration transitions. A transition between \( M^{src} \) and \( M^{dst} \) is possible if and only if there is an edge from \( M^{src} \) to \( M^{dst} \) in the transition graph, denoted by \( (M^{src}, M^{dst}) \).

The system enters a reconfiguration phase at \( t_{MCR(\text{src})} \). It must then reconfigure itself according to the new mode within the given delay \( \Delta_{\text{src}} \). After this delay, the destination mode \( M^{\text{dst}} \) is activated and the transition phase ends.

For a given mode \( M^h \), \( \Theta_h^{def} \) contains the required configurations for the execution of \( h \).

After a Mode Change Request to mode \( M^h \) which occurred at \( t_{MCR(h)} \), the system must be reconfigured before the instant equal to \( t_{MCR(h)} + \Delta_h \) to be feasible.

3. PROTOCOL

3.1 Protocol

The mode-change protocol must ensure that the rem-jobs are correctly scheduled and that the system is able to activate the new mode within the given delay. For that purpose, it is composed of an offline computation phase, and of two run-time phases. The offline phase computes for each couple \((M^{src}, M^{dst})\) of the source mode \( M^{src} \) the necessary reconfigurations.

The run-time phase 1 begins at \( t_{MCR(\text{src})} \) and is completed for each cluster, when all of their processors are idle.

The run-time phase 2 is the reconfiguration of the required partitions.

3.1.1 Hypothesis on the schedulers

We consider in this protocol only clustered schedulers. Unlike global schedulers, clustered schedulers allow tasks to migrate only between the processors of the cluster where the task is statically assigned. In addition, we consider only
schedulers that are preemptive, fixed-job priority and work-conservative. We use the notions defined in [3].

The taskset of a mode $\tau$ is divided into several sub-tasksets, one per cluster: $\tau^h = \bigcup_{c} \tau^h_{c,cl}$. The scheduler $S_0$ may use a specific scheduling policy for each cluster $c$ which respects the three assumptions aforementioned. Each scheduling policy must schedule the sub-taskset $\tau^h_{c,cl}$ of each cluster $c$ feasibly. Every $\tau^h_{c,cl}$ is determined at design time.

### 3.1.2 Offline computation

The offline computation creates two tables per couple $(M^{src}, M^{dst})$ from the transition graph: the Empty Partitions Reconfigurations table (EPRT) and the Used Partitions Reconfigurations table (UPRT). Those tables are necessary to reconfigure the system after a MCR$(dst)$ when the mode $M^{src}$ is active. Each table depends on both the source mode $M^{src}$ and the destination mode $M^{dst}$. Their computations use the makespan upper bound of each cluster of $M^{src}$ (see [3]).

The Empty Partitions Reconfigurations table contains a list of configurations required by $M^{src}$ not used by $M^{src}$, those reconfigurations will be launched at $t_{M^{src}(dst)}$. Its computation is described by the Algorithm 1. The Used Partitions Reconfigurations table contains a list of couples of configurations. A couple $(\theta_1, \theta_2)$ in the UPRT indicates that a partition configured in $\theta_1$ will be reconfigured in $\theta_2$. Its computation is described by the Algorithm 2.

#### Algorithm 1: Creation of the EPRT for $(M^{src}, M^{dst})$

```plaintext
1 Input: $M^{src}$: the source Mode
2 $M^{dst}$: the destination Mode
3 Output: EPRT: the EPRT for $(M^{src}, M^{dst})$
4 begin
5 let EPRT be an empty multiset
6 For each type of partition $\rho$
7 let $\Theta^{\rho}_{\Theta,\rho} \triangleq \Theta_{\Theta,\rho} \cap \Theta_{\Theta,\rho}$: a vector
8 Order $\Theta^{\rho}_{\Theta,\rho}$ by reconfiguration time, in decreasing order
9 let free = the number of free partitions of type $\rho$ for the mode $M^{src}$
10 Add the first $\rho$ elements of $\Theta^{\rho}_{\Theta,\rho}$ in EPRT
11 end
```

#### Algorithm 2: Creation of the UPRT for $(M^{src}, M^{dst})$

```plaintext
1 Input: $M^{src}$: the source Mode
2 $M^{dst}$: the destination Mode
3 Output: UPRT: the UPRT for $(M^{src}, M^{dst})$
4 begin
5 let UPRT be an empty multiset
6 For each cluster $cl$ of $M^{src}$
7 For each $rho$ in $P_{src,cl}$
8 makespan($r$) $\triangleq$ makespan($cl$)
9 For each type of partition $\rho$
10 let $\Theta^{\rho}_{\Theta,\rho}$ the vector of $\rho$ configuration
11 Order $\Theta^{\rho}_{\Theta,\rho}$ by makespan
12 Let $\Theta^{\rho}_{\Theta,\rho} \triangleq \Theta_{\Theta,\rho} \cap \Theta_{\Theta,\rho}$: a vector
13 Order $\Theta^{\rho}_{\Theta,\rho}$ by reconfiguration time, in decreasing order
14 let free = the number of free partitions of type $\rho$ for the mode $M^{src}$
15 Remove from $\Theta^{\rho}_{\Theta,\rho}$ the first $\rho$ el.
```

### 3.1.3 Run-time phase 1: Schedule rem-jobs

This phase relies heavily on the SM-MSO protocol from [3]. At the MCR$(M^{src})$, the protocol deactivates the mode $M^{src}$ and disables all the current enabled tasks. Then, it keeps the scheduler $S^{src}$ to schedule the rem-jobs until idle-time is reached for every processor.

Because the scheduler $S^{src}$ can schedule $\tau^{src}$ with no deadline miss: the rem-jobs will be feasibly scheduled by using the same scheduler.

### 3.1.4 Run-time phase 2: Reconfiguration

At the MCR$(M^{src})$, the unused partitions of $M^{src}$ are reconfigured. For each element $\theta_1$ in UPRT, the protocol reconfigures a free partition to the configuration $\theta_2$. When all the processors of a cluster are idle, the protocol launches its required reconfigurations. Each partition $p$ of the cluster picks, if possible, a couple $(\theta_{src}, \theta_{dst})$ in the EPRT where the source configuration $\theta_{src}$ is the current configuration of $p$, i.e., $\theta_{src} = \theta(p)$. An entry of the EPRT can be picked only once per transition phase. Then, the partition $p$ is reconfigured to the destination configuration $\theta_{dst}$.

When all the clusters are idle, the system can safely activate the mode $M^{dst}$, and enables all the tasks of $\tau^{dst}$.

### 3.1.5 Example

To illustrate our protocol, we show an example of a multimode application with two modes $M^1$, $M^2$ (see Figure 1). The system is allowed to change from $M^1$ to $M^2$, and we show how works the transition phase. For that purpose, here are the partial specifications of the system:

- For mode $M^1$: $\Theta^1 = \{\theta_0, \theta_1, \theta_2\}$, $\tau^1 = \{\tau^{1,1}, \tau^{1,2}\}$, where $\tau^{1,1} = \{t_1, t_2, t_3\}$, $\tau^{1,2} = \{t_4, t_5\}$;
- For mode $M^2$: $\Theta^2 = \{\theta_2, \theta_3, \theta_4, \theta_5\}$, $\tau^2 = \{\tau^{2,1}, \tau^{2,2}, \tau^{2,3}\}$, where $\tau^{2,1} = \{t_6, t_7, t_8\}$, $\tau^{2,2} = \{t_9\}$, $\tau^{2,3} = \{t_0\}$;
- $\tau^3$;
- Reconfiguration time for $\theta_2$, $\theta_4$: $\delta_{\theta_2} = 2$, $\delta_{\theta_4} = 1$;
- Makespan upper-bound for mode $M^1$ clusters: $\text{makespan}(\tau^{1,1}) = 3.5$, $\text{makespan}(\tau^{1,2}) = 4.5$;
- EPRT($M^1$, $M^2$) = $\{\theta_1\}$;
- UPRT($M^1$, $M^2$) = $\{\theta_1, \theta_4\}$;
- Tasks specification are omitted because of space constraint and relevance;
- All the partitions have the same type and hence the same available configurations.

At $t = 0$, each active task releases a job. At $t = 3$, $\tau_1$ releases a new job. At $t = 4$, $\tau_1$ and $\tau_2$ release a new job. At $t = 4.5$, a MCR(2) occurs: the mode $M^2$ must be activated by $t_{MCR}(2) = 4.5 + 5.5$. However, $\tau_1$, $\tau_2$, $\tau_3$, $\tau_4$ have active rem-jobs. For an example, the second job of $\tau_1$ was released at 4 and must be completed. The scheduler used by $M^1$ is kept to schedule the rem-jobs. $p_4$ is free in the mode $M^1$: it is immediately reconfigured to a configuration in the EPRT: $\theta_4$.

At $t = 5.5$, the cluster $\tau^{1,2}$ is idle, but no couple $(\tau_2, X)$ exists in the UPRT: $p_4$ is not reconfigured. At $t = 7$, the
cluster $\tau_{1,1}$ is idle, so each configuration picks a couple in the EPRT: $(\theta_1, \theta_3)$ and $(\theta_2, \theta_5)$.

At $t = 9$, all the partitions are idle. The mode $M^2$ is activated, and its taskset $\tau^2$ enabled. Because $t_{\text{MCR(2)}} + \Delta_2 \geq 9$, the transition delay time constraint was respected.

### 3.2 Validity test

We provide a validity test for our protocol. The validity test is a sufficient condition which indicates whether a given multimode application is feasible or not, i.e., if all the deadlines of the rem-jobs will be met and if the transition phase delay will be respected, for any mode change allowed by the transition graph.

By construction, all the deadlines will be met during a transition phase. However, we must provide an upper bound of the transition phase for every mode $M^\text{dat}$. This upper bound depends on the upper-bound of the makespan of a cluster $\text{ms}(\text{src}, \text{cl})$, defined by [2] (see Corollary 2.2). Without loss of generality, we assume the tasks to be ordered by processing time.

$$\text{ms}(\text{src}, \text{cl}) \equiv \begin{cases} c_{i_{\text{src},\text{cl}}} & \text{if } |\tau_{\text{src},\text{cl}}| = |P_{\text{cl}}| \\ \sum_{j=0}^{i-1} c_{\text{src},\text{cl}} + c_{i_{\text{src},\text{cl}}} & \text{otherwise} \end{cases}$$

For any couple $(M^\text{src}, M^\text{dat})$, the upper bound for an empty partition reconfiguration (EPR-UB) is:

$$\text{EPR-UB}(M^\text{src}, M^\text{dat}) \equiv \max(\{\forall z \in \tilde{\text{O}}_{\text{src}} \delta_z\})$$

For any couple $(M^\text{src}, M^\text{dat})$, the upper bound for an used partition reconfiguration (UPR-UB) is:

$$\text{UPR-UB}(M^\text{src}, M^\text{dat}, \rho) \equiv \max(\{\forall \rho \ UPR-UB(M^\text{src}, M^\text{dat}, \rho)\})$$

with

$$\text{UPR-UB}(M^\text{src}, M^\text{dat}, \rho) \equiv \max(\{\forall i = 0..|\tilde{\text{O}}_{\text{dat},\rho}| \delta_{\text{dat},\rho} + \text{UPM}(\rho, i)\})$$

where

- $z_i$ is the $i^{th}$ element of the table of configurations of $M^\text{dat}$ for partitions of type $\rho$, ordered by reconfiguration time in decreasing order and
- $\text{UPM}(\rho, i)$ is the $i^{th}$ element of the vector of the upper bound makespan of each partition of type $\rho$ of $P_{\text{src}}$, ordered by duration increasing.

Therefore, for any couple $(M^\text{src}, M^\text{dat})$, the upper bound of a transition phase is:

$$\text{UB}(M^\text{src}, M^\text{dat}) \equiv \max(\text{EPR-UB}(M^\text{src}, M^\text{dat}), \text{UPR-UB}(M^\text{src}, M^\text{dat}))$$

Hence, the upper bound for any transition allowed to $M^\text{dat}$ is:

$$\max(|\text{UB}(M^\text{src}, M^\text{dat})| |(M^\text{src}, M^\text{dat}) \in \text{TransitionGraph})$$

### 4. CONCLUSION AND FUTURE WORK

The technical advance for FPGAs leads us to consider a new paradigm for multimode application, with a system that is reconfigured in an efficient way for each mode. To the best of our knowledge, no such model currently exists. In this paper, we introduce the first model which fills that gap. This model can be seen as an extension of the multimode application model for multiprocessor systems. We also propose a synchronous protocol, associated with a validity test for any application and system on the new model. This protocol is more than a simple generalisation of existing protocols, using the makespan of each cluster to tighten the transition phase delay, and thus allowing more applications to pass the validity test provided by this article.

**Future work.** A first contribution would be to tighten the validity test by computing a makespan for each processor rather than each cluster. Furthermore, we intend to propose a more generic model. Our first model can be extended via several parameters. We want to be able to handle schedulers which allow inter-cluster migrations. We also want to introduce mode independent tasks to describe tasks that need to release jobs at any instant in the system, even during a transition phase (see periodicity in [5]). To fully take advantage of the mode independent tasks, we intend to propose an asynchronous protocol with periodicity.

In the current model, the different partition types do not share any configuration. A configuration for an FPGA partition can be used on an other FPGA partition with more logic blocks. It may be interesting to have configuration that are usable by different partition types to gain more flexibility.

### 5. REFERENCES


