

PhD Thesis

**Development of the DAQ System of Triple-GEM  
Detectors for the CMS Muon Spectrometer  
Upgrade at LHC**

Thomas Lenzi

*Supervisor* Gilles De Lentdecker

December 2016

# Contents

<b>Abstract</b>	<b>vii</b>
<b>Résumé</b>	<b>ix</b>
<b>Acknowledgments</b>	<b>xi</b>
<b>Table of Contents</b>	<b>xiii</b>
<b>Introduction</b>	<b>1</b>
<b>I An Introduction to Particle Physics</b>	<b>5</b>
<b>1 The Standard Model</b>	<b>7</b>
1.1 Gauge Invariance and Gauge Bosons . . . . .	8
1.2 Electroweak Theory . . . . .	9
1.3 Electroweak Symmetry Breaking . . . . .	10
1.4 Quantum Chromodynamics . . . . .	12
1.5 Beyond the Standard Model . . . . .	13
<b>2 The Large Hadron Collider</b>	<b>15</b>
2.1 The Injection Complex . . . . .	16
2.2 LHC Technical Description . . . . .	17
2.3 Performance Goals . . . . .	18
2.4 Operations and Schedule . . . . .	19
2.5 Scientific Motivations for the LHC Upgrade . . . . .	20
<b>3 The Compact Muon Solenoid Experiment</b>	<b>23</b>
3.1 Overview . . . . .	23
3.2 The Inner Tracking System . . . . .	25
3.3 The Electromagnetic Calorimeter . . . . .	27
3.4 The Hadron Calorimeter . . . . .	28
3.5 The Superconducting Magnet . . . . .	30
3.6 The Muon System . . . . .	31
3.6.1 Drift Tubes . . . . .	32
3.6.2 Cathode Strip Chambers . . . . .	33

3.6.3	Resistive Plate Chambers . . . . .	33
3.7	The Trigger System . . . . .	34
3.8	The Data Acquisition System . . . . .	36
3.9	The Upgrades of CMS . . . . .	37
<b>II</b>	<b>The CMS GEM Upgrade Project</b>	<b>39</b>
<b>4</b>	<b>Gas Electron Multiplier Detectors</b>	<b>41</b>
4.1	Motivations for the GE1/1 Upgrade . . . . .	41
4.2	Technology Overview of Triple-GEM detectors . . . . .	44
4.3	Technical Design of GE1/1 chambers for CMS . . . . .	46
4.4	Detector Design Evolution . . . . .	48
4.5	GE1/1 Prototyping Results . . . . .	50
4.5.1	Rate Capability . . . . .	50
4.5.2	Detection Efficiency . . . . .	51
4.5.3	Time Resolution . . . . .	51
4.5.4	Spatial Resolution . . . . .	52
4.5.5	Response Uniformity . . . . .	52
4.6	GEM Upgrade Schedule . . . . .	52
4.7	Developments Beyond GE1/1 . . . . .	53
<b>5</b>	<b>The GEM Data Acquisition System</b>	<b>55</b>
5.1	The GE1/1 Data Acquisition System . . . . .	55
5.1.1	The VFAT3 ASIC . . . . .	56
5.1.2	The GEM Electronic Board (GEB) . . . . .	58
5.1.3	The OptoHybrid . . . . .	59
5.1.4	The GBT and Versatile Link . . . . .	59
5.1.5	The microTCA Standard . . . . .	61
5.1.6	The CTP7 Advanced Mezzanine Card . . . . .	63
5.1.7	The AMC13 Advanced Mezzanine Card . . . . .	64
5.1.8	The IPBus Protocol . . . . .	65
5.2	The First Prototype of the Data Acquisition System . . . . .	66
5.2.1	The VFAT2 ASIC . . . . .	67
5.2.2	The GEM Electronic Board v1 . . . . .	68
5.2.3	The OptoHybrid v1 . . . . .	69
5.2.4	The GLIB Advanced Mezzanine Card . . . . .	69
5.3	The GE1/1 Data Acquisition System for the Test Beam . . . . .	70
5.3.1	The GEM Electronic Board v2 . . . . .	70
5.3.2	The OptoHybrid v2a . . . . .	71
5.4	The GE1/1 Data Acquisition System for the CMS Slice Test . . . . .	72
5.4.1	The OptoHybrid v2b . . . . .	72
5.5	Evolution of the DAQ System . . . . .	72

<b>6</b>	<b>A Data Acquisition System for the Test Beam</b>	<b>75</b>
6.1	Architecture of the OptoHybrid Firmware . . . . .	75
6.1.1	Internal Communication Through a Wishbone-Like Bus . . . . .	76
6.1.2	Encoding Fast Commands . . . . .	78
6.1.3	Formatting Trigger Data . . . . .	80
6.1.4	Acquiring Tracking Data . . . . .	80
6.1.5	Control and Monitoring . . . . .	82
6.1.6	Calibrating the Systems . . . . .	83
6.1.7	Optical Communication with the Off-Detector Electronics . . . . .	85
6.1.8	System Summary . . . . .	87
6.2	Architecture of the GLIB Firmware . . . . .	88
6.2.1	The Tracking Data Readout . . . . .	88
6.2.2	The IPBus Controller and Slaves . . . . .	88
6.3	The Control and Monitoring Application . . . . .	89
6.3.1	Architecture of the Application . . . . .	89
6.3.2	Controlling the Systems . . . . .	90
6.3.3	Calibrating the VFAT2s . . . . .	94
6.3.4	Fast and Slow Control of the VFAT2s . . . . .	94
6.3.5	Data Quality Monitoring . . . . .	94
6.3.6	Hit Rate Monitoring . . . . .	97
6.4	The Test Beam Setup . . . . .	97
6.4.1	The GEM Detectors Setup . . . . .	98
6.4.2	The Beam Area Setup . . . . .	100
6.5	Data Analysis . . . . .	102
6.5.1	VFAT2 Threshold Scans . . . . .	102
6.5.2	VFAT2 Latency Scans . . . . .	104
6.5.3	Evolution of the Efficiency with the High-Voltage . . . . .	105
6.5.4	Evolution of the Efficiency with the VFAT2 Threshold . . . . .	106
6.5.5	Evolution of the Efficiency with the Trigger Rate . . . . .	108
6.5.6	Cluster Multiplicity and Size . . . . .	109
6.5.7	Beam Profile . . . . .	111
6.6	Towards the Slice Test . . . . .	112
6.7	Towards the Final DAQ System . . . . .	113
6.8	Conclusion . . . . .	114
<b>7</b>	<b>Qualification of the Electronics</b>	<b>117</b>
7.1	Qualification of the VFAT2s . . . . .	117
7.1.1	Identification of Faulty Channels . . . . .	117
7.1.2	Analog Front-End Currents and Voltages . . . . .	118
7.1.3	Analog Front-End Calibration . . . . .	119
7.1.4	Analog Front-End Equalization . . . . .	121
7.1.5	Noise Measurement . . . . .	122

7.2	Qualification of the GEB . . . . .	123
7.2.1	The GEB Testing Board . . . . .	123
7.2.2	Results of the Qualification of the GEB . . . . .	124
7.3	Qualification of the DAQ System . . . . .	125
7.4	Conclusion . . . . .	127
<b>8</b>	<b>Irradiation Tests</b>	<b>129</b>
8.1	Architecture of an FPGA . . . . .	129
8.1.1	Configurable Logic Blocks (CLB) . . . . .	129
8.1.2	Digital Signal Processing (DSP) . . . . .	131
8.1.3	The Switching Matrix . . . . .	132
8.1.4	Block RAM (BRAM) . . . . .	132
8.1.5	The Configuration Memory . . . . .	133
8.2	Effects of Radiation on FPGAs . . . . .	133
8.2.1	Energy Losses in Matter . . . . .	133
8.2.2	Effects of Radiation on Transistors . . . . .	134
8.2.3	Single Event Transients (SET) . . . . .	134
8.2.4	Single Event Upsets (SEU) . . . . .	135
8.2.5	Total Ionizing Dose (TID) . . . . .	135
8.3	SEU Mitigation Techniques . . . . .	135
8.3.1	Configuration Memory Scrubbing . . . . .	135
8.3.2	Logic Triplication . . . . .	136
8.3.3	Forward Error Correction . . . . .	136
8.3.4	One-Hot Finite State Machines . . . . .	136
8.4	Firmware Design for the Irradiated FPGA . . . . .	137
8.4.1	Configurable Logic Block . . . . .	137
8.4.2	Block RAM . . . . .	139
8.4.3	Digital Signal Processing . . . . .	139
8.4.4	Soft Error Mitigation . . . . .	139
8.5	Firmware Design for the Control FPGA . . . . .	140
8.5.1	Communication Protocol . . . . .	140
8.5.2	ChipScope Core . . . . .	140
8.6	Irradiation Setup . . . . .	142
8.7	Data Analysis . . . . .	142
8.7.1	Evolution of the SEU Cross Section with the Energy . . . . .	144
8.7.2	Evolution of the SEU Cross Section with the TID . . . . .	145
8.7.3	Evolution of the SEU Cross Section with the In-Beam Position . . . . .	146
8.7.4	Interaction with the CLBs and DSPs . . . . .	147
8.7.5	Effectiveness of Triplication as Error Mitigation Technique . . . . .	148
8.8	Consequences for the GEM Upgrade Project . . . . .	148
8.8.1	Impact on the GE1/1 Upgrade Project . . . . .	149
8.8.2	Impact on the Firmware of the OptoHybrid . . . . .	150

8.8.3	Impact on the GE2/1 and MEO Upgrade Projects . . . . .	151
8.9	Conclusion . . . . .	152
<b>9</b>	<b>Summary</b>	<b>153</b>
<b>III</b>	<b>Data Acquisition System Design</b>	<b>155</b>
<b>10</b>	<b>A Classical Approach to Data Acquisition System Design</b>	<b>157</b>
10.1	The Experimental Setup . . . . .	157
10.2	The Infrastructure of the System . . . . .	158
10.2.1	The Web Interface . . . . .	159
10.2.2	The Central Computing Node . . . . .	162
10.2.3	The High Voltage and Gas Controllers . . . . .	162
10.3	A First Prototype using the Xilinx SP601 Development Board . . . . .	162
10.3.1	The VFAT2 FPGA Mezzanine Card . . . . .	162
10.3.2	The Trigger and Tracking Paths . . . . .	163
10.3.3	The Microblaze Soft Core Processor . . . . .	164
10.3.4	IPBus over the Universal Asynchronous Receiver/Transmitter Protocol . . . . .	165
10.4	Upgrade of the System using the GLIB . . . . .	166
10.5	Final System using the First Prototype of the OptoHybrid . . . . .	167
10.6	Conclusion . . . . .	168
<b>11</b>	<b>Developing Data Acquisition Systems using new WEB Technologies</b>	<b>171</b>
11.1	The Experimental Setup and System Architecture . . . . .	171
11.2	Web Server, WebSockets, and TCPSockets . . . . .	171
11.2.1	The HTTP Standard . . . . .	172
11.2.2	The WebSockets Protocol . . . . .	174
11.2.3	Handling Client Requests . . . . .	174
11.2.4	The TCPSockets Implementation . . . . .	175
11.3	The Microblaze Processor . . . . .	175
11.3.1	Lightweight TCP/IP stack . . . . .	176
11.3.2	Memory File System . . . . .	178
11.3.3	Mailboxes for Dual Processor Architecture . . . . .	178
11.4	Innovation of the Architecture . . . . .	178
11.5	Response Time of Three DAQ Systems . . . . .	180
11.5.1	Slow Control Request . . . . .	180
11.5.2	Data Readout . . . . .	182
11.6	Potential Application for the GE1/1 Upgrade Project . . . . .	183
11.7	Conclusion . . . . .	185
<b>12</b>	<b>Summary</b>	<b>187</b>

<b>Conclusion</b>	<b>189</b>
<b>List of Figures</b>	<b>191</b>
<b>List of Tables</b>	<b>201</b>
<b>List of Acronyms</b>	<b>203</b>
<b>Bibliography</b>	<b>209</b>