

Contents

1	Introduction	4
1.1	Context	4
1.2	Why this work	6
1.3	Structure of the work	7
1.4	Problem analysis and Requirements	8
2	Circuit modeling	9
2.1	Introduction	9
2.2	Linear circuits	9
2.2.1	Introduction	9
2.2.2	The (Modified) Nodal Analysis	10
2.2.3	The state-space analysis	14
2.3	Power Converter Modeling	20
2.3.1	Introduction	20
2.3.2	The binary switch	21
2.3.3	The open/short circuit model	22
2.3.4	The bi-valued resistor	25
2.3.5	The controlled source switch	25
2.3.6	Comparison and algorithm selection	27
2.4	Advanced device modeling	30
2.4.1	Diode models	30
2.4.2	MOS transistor models	32
2.4.3	Bipolar transistors and IGBT models	34
2.4.4	Thyristor models	34
2.4.5	Magnetically coupled circuits	35
2.4.6	Electromechanical devices	38
2.5	Transitional model of power converters using hybrid automata	41
2.5.1	Hybrid automata definition	41
2.5.2	Circuit without discrete inputs	42
2.5.3	Circuit with discrete inputs	44
2.6	Simulating the power converter	46
2.6.1	Introduction	46
2.6.2	Structure selection	47
2.6.3	The natural switching module	51
2.6.4	Forced switching module	54
2.6.5	Where to go next	59

2.7	Conclusions	59
3	Automated circuit analysis and reduction	61
3.1	Introduction	61
3.1.1	The need for automated tools	61
3.1.2	Real-time/Offline separation	62
3.2	Hybrid automaton derivation	63
3.2.1	Graph separation	63
3.2.2	Drawing the transition graphs	64
3.3	Automated Natural switching exploration and optimization	66
3.3.1	The need for an automated analysis tool	66
3.3.2	The reachability problem	68
3.3.3	A method for detecting unstable topologies	69
3.3.4	Unreachable topologies	76
3.3.5	Graph exploration and simplification	77
3.3.6	Writing the results in tables	88
3.4	Automated Forced switching exploration and optimization	90
3.4.1	Introduction	90
3.4.2	Analysis	92
3.4.3	Writing the results in tables	100
3.5	Test Cases	103
3.5.1	Introduction	103
3.5.2	The ideal boost converter	104
3.5.3	More detailed boost converter implementation	108
3.5.4	The two-stage AC/DC converter	114
3.5.5	Practical implementation of the two-stage AC/DC converter	117
3.5.6	The diode clamped single phase, three-level inverter	119
3.5.7	The Three-phase NPC converter	121
3.5.8	Comparison with solvers based on nodal analysis	121
3.6	Known limitations	126
3.6.1	Limitations on the size of the data set	126
3.6.2	Limitations on the size of the output	127
3.7	Possible improvements and future works	128
3.8	Conclusions	129
4	Modeling larger circuits by circuit partitioning	130
4.1	Introduction	130
4.2	Converters operating in discontinuous conduction mode	135
4.2.1	Using topology-dependent sources	142
4.3	Generalizing the results to any converter	150
4.3.1	Choosing the partitions	153
4.3.2	Analyzing the partitioned circuit	156
4.4	Test cases	157
4.4.1	Introduction	157
4.4.2	Parallel boost converters	158
4.4.3	Three-phase inverter	160

4.4.4	Current source inverter	165
4.4.5	Three-Phases Neutral Point Clamped Inverter	168
4.4.6	Other circuits	175
4.5	Perspectives and conclusions	176
5	Real-Time platform development	178
5.1	Introduction	178
5.1.1	Goals and requirements	178
5.1.2	Structure of the platform	180
5.1.3	Selection of the processing unit	181
5.1.4	Challenges	183
5.2	Emulation procedure	184
5.2.1	Structure comparison	184
5.3	Fundamental modules	187
5.3.1	Data representation	187
5.3.2	Dot products	189
5.3.3	Multipliers optimization	198
5.3.4	Selection tables	199
5.4	High level modules	203
5.4.1	Introduction	203
5.4.2	Linear Solver and output solver	204
5.4.3	Natural Switching module	205
5.4.4	Forced Switching Module	208
5.4.5	Outputs interfacing	212
5.4.6	Input Interfacing	214
5.4.7	Source code generation	215
5.5	Tests and validations	215
5.5.1	Validation procedure	215
5.5.2	Platform description	216
5.5.3	Algorithm validation : the boost converter used in open loop . . .	217
5.5.4	Boost converter in closed loop	223
5.5.5	Implementation of a two-stage, three-phase AC-DC-AC converter	227
5.5.6	Results analysis	239
5.5.7	Conclusions	240
5.6	Possible improvements	241
5.6.1	Performance and accuracy improvement	241
5.6.2	Additional features	243
5.7	Conclusions on the real-time platform	246
6	Conclusions	248
A	Schematics of the Digital-to-analog board	264